File:DXR FPGA blk diagram.png: Difference between revisions

From CSU-CHILL

(Digital Exciter/Receiver FPGA signal processing flow, per channel.)
 
(No difference)

Latest revision as of 22:18, 3 February 2024

Summary

Digital Exciter/Receiver FPGA signal processing flow, per channel.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current22:18, 3 February 2024Thumbnail for version as of 22:18, 3 February 2024783 × 446 (53 KB)Jgeorge (talk | contribs)Digital Exciter/Receiver FPGA signal processing flow, per channel.

The following page uses this file: