








### Clock Input





### PLL Multiplier



### Test Clock Oscillator



### Clock Distribution + Termination Network for DUCs



Title **Clock Source**

Size: Letter

Number:

Revision: 2

Date: 4/2/2006

Time: 5:43:53 PM

Sheet 1 of 7

File: C:\Documents and Settings\Owner\Desktop\protel\IQModRev2\IQMod\_2\_ClkGen.SchDoc


CSU-CHILL  
30750 Weld County Road 45  
Greeley, CO 80631



Engineer:  
Jim George

Drawn By:  
Jim George

### FPGA + Flash + JTAG Port



Title <b>Control FPGA</b>		
Size: Letter	Number:	Revision: 2
Date: 4/2/2006	Time: 5:43:53 PM	Sheet 2 of 7
File: C:\Documents and Settings\Owner\Desktop\protel\IQModRev2\IQMod2_FPGA.SchDoc		


CSU-CHILL  
30750 Weld County Road 45  
Greeley, CO 80631


Engineer:  
Jim George

Colorado State  
Knowledge to Go Places


Drawn By:  
Jim George

Memory




Title <b>Memory</b>		CSU-CHILL 30750 Weld County Road 45 Greeley, CO 80631		Engineer: Jim George
Size: Letter	Number:	Revision: 2		 Drawn By: Jim George
Date: 4/2/2006	Time: 5:43:54 PM	Sheet 3 of 7		
File: C:\Documents and Settings\Owner\Desktop\protel\IQModRev2\IQMod2_Memory.SchDoc				

### Clock Termination




### Mounted for PLL-Clock Only




### Data Termination



### DUC Power



### Digital Upconverter



### Title Digital Upconverter, CHI

Size: Letter	Number:	Revision: 2
Date: 4/2/2006	Time: 5:43:54 PM	Sheet 4 of 7
File: C:\Documents and Settings\Owner\Desktop\protel\IQModRev2\IQMod2_DUC1.SchDoc		


CSU-CHILL  
30750 Weld County Road 45  
Greeley, CO 80631

Engineer:  
Jim George


Colorado State University  
Knowledge to Go Places

Drawn By:  
Jim George


### Clock Termination






### Digital Upconverter



### Data Termination






### DUC Power




Title <b>Digital Upconverter, CH2</b>			CSU-CHILL 30750 Weld County Road 45 Greeley, CO 80631	Engineer: Jim George
Size: Letter	Number:	Revision: 2		Drawn By: Jim George
Date: 4/2/2006	Time: 5:43:54 PM	Sheet 5 of 7		
File: C:\Documents and Settings\Owner\Desktop\protel\IQModRev2\IQMod2_DUC2.SchDoc				


### HVDS I/O Transmitters + Connector




### External RF PLL Interface




### Host Interface





### GPIOs




### Picoblaze RS-232




### LVDS I/O Transceivers + Connector



### HVDS I/O Receivers + Connector



### LEDs



### Title I/O ports

Size: Letter	Number:	Revision: 2
Date: 4/2/2006	Time: 5:43:54 PM	Sheet 6 of 7
File: C:\Documents and Settings\Owner\Desktop\protel\IQModRev2\IQMod2_IO.SchDoc		


CSU-CHILL  
30750 Weld County Road 45  
Greeley, CO 80631

Engineer:  
Jim George


Colorado State University  
Knowledge to Go Places

Drawn By:  
Jim George


### Input Connector + pi-Filter




### FPGA I/O, Core Supply




### FPGA Auxiliary Supply




### DUC#2 Supply




### DUC#1 Supply




### External Power



### Ground Testpoints



Title <b>Power Supply</b>			CSU-CHILL 30750 Weld County Road 45 Greeley, CO 80631	Engineer: Jim George
Size: Letter	Number:	Revision: 2	 Knowledge to Go Places	Drawn By: Jim George
Date: 4/2/2006	Time: 5:43:55 PM	Sheet 7 of 7		
File: C:\Documents and Settings\Owner\Desktop\protel\IQModRev2\IQMod2_PSU.SchDoc				